Westford, Mass., and Munich – Zuken and Aldec launched CADSTAR FPGA, a collaborative product for complete FPGA design and verification. The design solution combines Aldec’s Active HDL Lite verification tool with Zuken’s desktop PCB design suite, CADSTAR, allowing engineers to perform mixed language simulation for vendor-neutral FPGAs within the CADSTAR environment.